

Pipelining

1/3

Consider you are reading an article from English Literature. You ~~also~~ read a word "reckon" and you wish to know the meaning. For that you will look up the meaning of "reckon" in the Dictionary. The steps ~~included~~ include;

- ① Fetch the word in the dictionary
- ② Dictionary will Decode the word
- ③ You will Execute the sentence
(^{to} understand)

Computer also does the same process.

Fetch _____ Decode _____ Execute


for any given instruction.

Consider if each component i.e.; Fetch, Decode, Execute takes $1\mu s$ to complete, then the whole process will take $3\mu s$ to complete.

In Microprocessor, the heart of a computer, there are two blocks for the purpose of Fetching, Decoding, and Executing the instructions. These blocks are named as Bus Interface Unit (BIU) and Execution Unit (EU).

Bus Interface Unit ~~is~~ has the job to Fetch and Decode while 'EU' has the job to Execute the instructions. Obviously, not all the instructions are meant to be processed at the same times, i.e., they are executed one by one. These instructions, following the above timings may take $3\mu s$ per instruction, making the next instruction to wait $3\mu s$.

what if we divide the units (BIU and EU) and provide a temporary storage to store a limited amount of instructions so that if one instruction is fetched it can be passed to the decoder part and the ~~other~~ ^{second instruction} can be fetched. as depicted in the figure below;



We can say that 3 instructions are in Pipeline to be executed in the same time it took one instruction to get executed.

BIU stores the next fetched and decoded instructions in a FIFO memory that is Queue. Such that it can be passed to the EU when the current instruction gets executed.

The size of Queue for 8086 is 6 bytes and for 8088 is 4 bytes.

BIU has all the Segment Registers and ~~BP, SP, SI, DI~~ index and pointer registers to support address calculation. Segment registers include CS, DS, ES, SS. Index and pointer registers include IP, ~~BP, SP, SI, DI~~.

EU has all the general purpose registers AX, BX, CX, DX and Flags. The main component of EU is Arithmetic Logic Unit (ALU).

BP, SP, SI, and DI are included in EU.

Since, there is a limited size of Queue, it poses a disadvantage ~~when~~ for following cases:

Case I — Data for execution is not in memory


Case II — Instruction is a Branch Instruction.

Case I: Data have to be read into the memory and the ~~in~~ subsequent instructions may wait for their turn for execution.

Case II: Branch Instructions are instructions which affect the flow such as "If-then" instructions or "For" "While" "do-while" i.e.; Loop instructions.

In these ~~cases~~ ("If-then" or "Loop") cases the ~~at~~ already fetched and decoded instruction should be discarded to load the instructions of 'if-then' or 'Loop' scenario.

Real Life example :



At window 1 person takes 5 minutes. Its already 4:35 pm and window will be closed at 5:00 pm. This suggests 3, 4, 5, tokens will be discarded to accommodate E1, E2, E3.

This is called "Branch Penalty".